Complex PCB Manufacturing · PCB Assembly · PCB Layout & DesignShenzhen, China · david.xu@mwxpcb.com
CONTROLLED IMPEDANCE / HIGH-SPEED PCB

PCB Controlled Impedance: How Stack-Up, Trace Geometry and Materials Work Together

Why an impedance target cannot be separated from the actual stack-up, and which parameters, net information and test requirements should be supplied for manufacturing review.

Impedance is not an independent number that can be separated from laminate and stack-up. Target value, reference plane, trace geometry, dielectric construction and manufacturing tolerance must be evaluated as one engineering condition.

What is PCB controlled impedance?

At higher signal speeds, a PCB trace behaves as a transmission line whose characteristic impedance is determined by geometry, dielectric and reference planes. Excessive deviation can increase reflection, waveform distortion and signal-integrity risk. Manufacturing impedance control translates the design target into a producible and testable stack-up and trace geometry.

Factors that change impedance

  • Trace width and spacing: single-ended width, differential width and pair spacing all affect the result.
  • Distance to the reference plane: dielectric thickness to the adjacent reference copper layer is a key input.
  • Copper thickness and etched profile: base copper, finished copper and the real trace cross-section are not the same value.
  • Material dielectric parameters: the material system and calculation inputs must match the intended construction.
  • Solder-mask coverage: outer-layer coverage and the calculation condition can affect the result.
  • Manufacturing tolerance: lamination, dielectric thickness, copper and etching introduce real variation.

What to provide before quotation and engineering review

Impedance target table

List single-ended or differential type, target, tolerance, routing layer, reference layer and the associated net or design rule. Do not provide only one impedance number without identifying the layer and structure.

Complete stack-up

Provide layer order, signal-to-plane relationships, finished thickness, copper and dielectric construction. If the stack-up is not fixed, state whether the manufacturing engineering team may propose adjustments while maintaining total thickness, material and electrical targets.

Materials and special conditions

State nominated materials, substitution limits, frequency or signal-integrity requirements, solder-mask coverage, surface finish, back drilling or HDI structures that may affect stack-up and testing.

Test requirements

Define whether impedance testing, records, coupons or another verification method is required. Coupon construction should represent the target traces as closely as practical, with placement and measurement confirmed during engineering review.

Why not copy trace width from another board?

Even with the same target impedance, a change in dielectric thickness, copper, material, reference layer or solder mask can make an old trace width unsuitable. Copying nominal geometry from another stack-up disconnects the design rule from the actual production condition.

How design values and manufacturing compensation work together

The engineering team calculates against the final stack-up and determines whether trace geometry or construction should change. Any adjustment that affects design rules should be approved before production rather than silently changed in manufacturing data.

Keeping prototype and low-volume builds consistent

  • Retain the approved prototype stack-up, materials and impedance table.
  • Record adjusted trace geometry and the applicable revision.
  • Confirm whether low volume uses the same material system and manufacturing route.
  • Keep the test method, coupon and report requirement consistent.
  • Recheck affected impedance nets after any design revision.

Short submission checklist

  1. Gerber, drill, outline and complete stack-up.
  2. Single-ended and differential targets, tolerances and routing layers.
  3. Associated nets, reference layers, trace widths and differential spacing.
  4. Materials, copper, finished thickness and solder-mask conditions.
  5. Test, report, coupon and special-process requirements.

Engineering note: Impedance calculation depends on actual material parameters, stack-up and manufacturing conditions. This article supports file preparation and risk review; it does not replace formal review of the project Gerber and stack-up.

BACK TO TECHNICAL ARTICLES

Send Us Your PCB Requirements

Upload your Gerber files or share your specifications for engineering review and quotation.

Email us WhatsApp Get a Quote